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Introduction
Recently, NAND flash memory has been widely used as a mass data storage device and the size of data has increased. In order to meet ever increasing market demand of storage capacity, aggressive efforts for scaling NAND flash devices have been made and the cell size in planar channel NAND flash memory has been scaled down to 15 nm node [1] . As the result of the scaling-down, NAND flash memory has been faced with various problems such as read disturbance, cell-to-cell interference, program saturation issue, and so on
. Among these problems, RTN which is caused by the capture/emission of an electron at a trap inside tunneling oxide becomes one of the critical issues, because increasing bit-line (BL) current fluctuation (I BL ) with scaling-down of cell size can make an error during read operation and the memory unreliable. Especially, the trap which is responsible for RTN can be not only generated during fabrication process but also generated by cycling stress. However, no report has been made on the characterization of instability by RTN generated by the cycling stress. In a previous paper [5] , a methodology to extract the 3-D position of trap generated by process was introduced. In this work, we investigate systematically RTN generated by process and cycling stress induced traps.
Device Structure and Result
In this work, we characterized NAND flash cell strings fabricated with 26 nm technology. It consists of sixty-four cells, two dummy cells, a drain select line (DSL) transistor and a source select line (SSL) transistor. The channel length and width are 26 nm and 20 nm, respectively.
To check RTN generated by cycling stress induced trap, first, we measured the BL current (I BL ) in time domain and normalized noise power spectral density ( / ). Here, I BL is 100 nA when bit-line voltage (V BL ) and pass voltage (V PASS ) are 0.8 and 6.5, respectively. Then we measured I BL and / at same bias condition after 1000 th and 2000 th cycling. Fig. 1 (a) and (b) show I BL of a cell before cycling and after 2000 th cycling, respectively, in the time domain. Before the cycling stress, RTN was not observed. After 2000 th cycling stress, RTN was generated and I BL was ~70 nA. In another cell as shown in Fig. 1 (c), we can observe small RTN before cycling, which means the trap was generated during fabrication process. In this figure is increased significantly (more than several hundred times in the frequency range from 10 Hz to 2 kHz) by a cycling stress induced trap. Below 100 Hz, / after cycling is larger than that before cycling as shown in Fig. 2 (b) . However, in the frequency range higher than 100 Hz, / of the device after cycling shows lower since the fresh device has a fast changing RTN with small amplitude. To obtain more reliable information on the cycling stress, cumulative probability of / at 20 Hz and ΔI BL are prepared in Fig. 3 . These data were measured in several hundred devices at I BL of 100 nA. Square symbols represent measured data in the fresh devices. The data represented by solid circles are obtained after 1000 th cycling. The data after 2000 th cycling are represented by triangle symbols. As the number of cycle increases, / and ΔI BL are increased. In the fresh devices, the distribution of / ranges from 3×10 -8 to 5×10 -5 , and the range is increased from 10 -7 to 5×10 -4 after 2000 th cycling. Especially, ΔI BL was increased up to 80 nA which is 80% of a read current 
